linux-imx
Public
Source
committed ef088187e1cx
/* * Marvell MVEBU pinctrl driver * * Authors: Sebastian Hesselbarth <sebastian.hesselbarth@gmail.com> * Thomas Petazzoni <thomas.petazzoni@free-electrons.com> * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. *//** * struct mvebu_mpp_ctrl_data - private data for the mpp ctrl operations * @base: base address of pinctrl hardware * @regmap.map: regmap structure * @regmap.offset: regmap offset */struct mvebu_mpp_ctrl_data { union { void __iomem *base; struct { struct regmap *map; u32 offset; } regmap; };};/** * struct mvebu_mpp_ctrl - describe a mpp control * @name: name of the control group * @pid: first pin id handled by this control * @npins: number of pins controlled by this control * @mpp_get: (optional) special function to get mpp setting * @mpp_set: (optional) special function to set mpp setting * @mpp_gpio_req: (optional) special function to request gpio * @mpp_gpio_dir: (optional) special function to set gpio direction * * A mpp_ctrl describes a muxable unit, e.g. pin, group of pins, or * internal function, inside the SoC. Each muxable unit can be switched * between two or more different settings, e.g. assign mpp pin 13 to * uart1 or sata. * * The mpp_get/_set functions are mandatory and are used to get/set a * specific mode. The optional mpp_gpio_req/_dir functions can be used * to allow pin settings with varying gpio pins. */struct mvebu_mpp_ctrl { const char *name; u8 pid; u8 npins; unsigned *pins; int (*mpp_get)(struct mvebu_mpp_ctrl_data *data, unsigned pid, unsigned long *config); int (*mpp_set)(struct mvebu_mpp_ctrl_data *data, unsigned pid, unsigned long config); int (*mpp_gpio_req)(struct mvebu_mpp_ctrl_data *data, unsigned pid); int (*mpp_gpio_dir)(struct mvebu_mpp_ctrl_data *data, unsigned pid, bool input);};/** * struct mvebu_mpp_ctrl_setting - describe a mpp ctrl setting * @val: ctrl setting value * @name: ctrl setting name, e.g. uart2, spi0 - unique per mpp_mode * @subname: (optional) additional ctrl setting name, e.g. rts, cts * @variant: (optional) variant identifier mask * @flags: (private) flags to store gpi/gpo/gpio capabilities * * A ctrl_setting describes a specific internal mux function that a mpp pin * can be switched to. The value (val) will be written in the corresponding * register for common mpp pin configuration registers on MVEBU. SoC specific * mpp_get/_set function may use val to distinguish between different settings. * * The name will be used to switch to this setting in DT description, e.g. * marvell,function = "uart2". subname is only for debugging purposes. * * If name is one of "gpi", "gpo", "gpio" gpio capabilities are * parsed during initialization and stored in flags. * * The variant can be used to combine different revisions of one SoC to a * common pinctrl driver. It is matched (AND) with variant of soc_info to * determine if a setting is available on the current SoC revision. */struct mvebu_mpp_ctrl_setting { u8 val; const char *name; const char *subname; u8 variant;