linux-imx

// SPDX-License-Identifier: GPL-2.0

// Copyright (C) 2018 Spreadtrum Communications Inc.

​

#include <linux/clk.h>

#include <linux/dmaengine.h>

#include <linux/dma-mapping.h>

#include <linux/dma/sprd-dma.h>

#include <linux/interrupt.h>

#include <linux/io.h>

#include <linux/iopoll.h>

#include <linux/kernel.h>

#include <linux/module.h>

#include <linux/of.h>

#include <linux/of_device.h>

#include <linux/of_dma.h>

#include <linux/platform_device.h>

#include <linux/pm_runtime.h>

#include <linux/spi/spi.h>

​

#define SPRD_SPI_TXD            0x0

#define SPRD_SPI_CLKD           0x4

#define SPRD_SPI_CTL0           0x8

#define SPRD_SPI_CTL1           0xc

#define SPRD_SPI_CTL2           0x10

#define SPRD_SPI_CTL3           0x14

#define SPRD_SPI_CTL4           0x18

#define SPRD_SPI_CTL5           0x1c

#define SPRD_SPI_INT_EN         0x20

#define SPRD_SPI_INT_CLR        0x24

#define SPRD_SPI_INT_RAW_STS        0x28

#define SPRD_SPI_INT_MASK_STS       0x2c

#define SPRD_SPI_STS1           0x30

#define SPRD_SPI_STS2           0x34

#define SPRD_SPI_DSP_WAIT       0x38

#define SPRD_SPI_STS3           0x3c

#define SPRD_SPI_CTL6           0x40

#define SPRD_SPI_STS4           0x44

#define SPRD_SPI_FIFO_RST       0x48

#define SPRD_SPI_CTL7           0x4c

#define SPRD_SPI_STS5           0x50

#define SPRD_SPI_CTL8           0x54

#define SPRD_SPI_CTL9           0x58

#define SPRD_SPI_CTL10          0x5c

#define SPRD_SPI_CTL11          0x60

#define SPRD_SPI_CTL12          0x64

#define SPRD_SPI_STS6           0x68

#define SPRD_SPI_STS7           0x6c

#define SPRD_SPI_STS8           0x70

#define SPRD_SPI_STS9           0x74

​

/* Bits & mask definition for register CTL0 */

#define SPRD_SPI_SCK_REV        BIT(13)

#define SPRD_SPI_NG_TX          BIT(1)

#define SPRD_SPI_NG_RX          BIT(0)

#define SPRD_SPI_CHNL_LEN_MASK      GENMASK(4, 0)

#define SPRD_SPI_CSN_MASK       GENMASK(11, 8)

#define SPRD_SPI_CS0_VALID      BIT(8)

​

/* Bits & mask definition for register SPI_INT_EN */

#define SPRD_SPI_TX_END_INT_EN      BIT(8)

#define SPRD_SPI_RX_END_INT_EN      BIT(9)

​

/* Bits & mask definition for register SPI_INT_RAW_STS */

#define SPRD_SPI_TX_END_RAW     BIT(8)

#define SPRD_SPI_RX_END_RAW     BIT(9)

​

/* Bits & mask definition for register SPI_INT_CLR */

#define SPRD_SPI_TX_END_CLR     BIT(8)

#define SPRD_SPI_RX_END_CLR     BIT(9)

​

/* Bits & mask definition for register INT_MASK_STS */

#define SPRD_SPI_MASK_RX_END        BIT(9)

#define SPRD_SPI_MASK_TX_END        BIT(8)

​

/* Bits & mask definition for register STS2 */

#define SPRD_SPI_TX_BUSY        BIT(8)

​

/* Bits & mask definition for register CTL1 */

#define SPRD_SPI_RX_MODE        BIT(12)

#define SPRD_SPI_TX_MODE        BIT(13)

#define SPRD_SPI_RTX_MD_MASK        GENMASK(13, 12)

​

/* Bits & mask definition for register CTL2 */

#define SPRD_SPI_DMA_EN         BIT(6)

​

/* Bits & mask definition for register CTL4 */

#define SPRD_SPI_START_RX       BIT(9)

#define SPRD_SPI_ONLY_RECV_MASK     GENMASK(8, 0)

​

/* Bits & mask definition for register SPI_INT_CLR */

#define SPRD_SPI_RX_END_INT_CLR     BIT(9)

#define SPRD_SPI_TX_END_INT_CLR     BIT(8)