Source
1
+
// SPDX-License-Identifier: GPL-2.0
1
2
/*
2
3
* CS2000 -- CIRRUS LOGIC Fractional-N Clock Synthesizer & Clock Multiplier
3
4
*
4
5
* Copyright (C) 2015 Renesas Electronics Corporation
5
6
* Kuninori Morimoto <kuninori.morimoto.gx@renesas.com>
6
-
*
7
-
* This program is free software; you can redistribute it and/or modify
8
-
* it under the terms of the GNU General Public License version 2 as
9
-
* published by the Free Software Foundation.
10
7
*/
11
8
#include <linux/clk-provider.h>
12
9
#include <linux/delay.h>
13
10
#include <linux/clk.h>
14
11
#include <linux/i2c.h>
15
12
#include <linux/of_device.h>
16
13
#include <linux/module.h>
17
14
​
18
15
#define CH_MAX 4
19
16
#define RATIO_REG_SIZE 4