Source
247
247
fsl_edma->big_endian = of_property_read_bool(np, "big-endian");
248
248
249
249
INIT_LIST_HEAD(&fsl_edma->dma_dev.channels);
250
250
for (i = 0; i < fsl_edma->n_chans; i++) {
251
251
struct fsl_edma_chan *fsl_chan = &fsl_edma->chans[i];
252
252
253
253
fsl_chan->edma = fsl_edma;
254
254
fsl_chan->pm_state = RUNNING;
255
255
fsl_chan->slave_id = 0;
256
256
fsl_chan->idle = true;
257
+
fsl_chan->dma_dir = DMA_NONE;
257
258
fsl_chan->vchan.desc_free = fsl_edma_free_desc;
258
259
vchan_init(&fsl_chan->vchan, &fsl_edma->dma_dev);
259
260
260
261
edma_writew(fsl_edma, 0x0, ®s->tcd[i].csr);
261
262
fsl_edma_chan_mux(fsl_chan, 0, false);
262
263
}
263
264
264
265
edma_writel(fsl_edma, ~0, regs->intl);
265
266
ret = fsl_edma_irq_init(pdev, fsl_edma);
266
267
if (ret)