Learn more about cloning repositories
You have read-only access
strider: use optimised bus timing for FPGA access Use optimised bus timing for FPGA access. Signed-off-by: Reinhard Pfau <reinhard.pfau@gdsys.cc> Signed-off-by: Dirk Eibach <dirk.eibach@gdsys.cc>