Commits
Suman Anna committed 427241acbe2
soc: ti: pruss: Configure different internal ICSSG source clocks The ICSSG processor subsystems has multiple functional and interface clock inputs like CORE_CLK, IEP_CLK, UART_CLK, ICLK etc that are sourced from different PLLs and run at different frequences. Some of these input clocks are configurable through external muxes, while further muxing can be achieved on the actual internal ICSSG Core and IEP clocks used by the ICSSG sub-modules through registers in the CFG space to choose between the different IP-level input clocks. The default functional source clock for IEP module within ICSSG instances on K3 AM65x SoCs is CPSWHWDIV_CLKOUT2, which runs at a frequency of 200 MHz. The default CORE_CLK is derived from PER1HSDIV_CLKOUT1 and runs at a frequency of 225 MHz. The ICLK is derived from the SYSCLK0 and runs at a frequency of 250 MHz. Configure the internal clock muxes so that both the internal ICSSG Core Clock and the IEP functional clock are sourced from the ICLK (VBUSP Clock) clock input so that they run at identical speeds and at the highest frequency of 250 MHz. This one-time configuration is performed during the probe (resetting would require a hardware reset of the ICSSG). This is required to get the lowest latency and achieve high speed for various ICSSG functionalities (eg: mandatory for achieving 1G speeds on the ICSSG Ethernet ports). Signed-off-by: Suman Anna <s-anna@ti.com>